



000

0000

ChipWhisperer-Lite	02
ChipWhisperer-Pro	06
ChipWhisperer CW305 Artix FPGA Target	08
UFO Target Board and Other Accessories	12
ChipSHOUTER	18
Background & Theory on Power Analysis + Fault Injection	22
In person training event	26

S

문문문와 도문문 Defined Programming

OBR

0

## HELLO NERDS,

Welcome to a world where you can recover AES-256 keys in minutes from most software libraries, and many hardware accelerators. A world where you can't trust software alone, and hardware is looking pretty shady too.

> It's the world your products live in, whether you want to believe it or not. So why not find out how to test them yourself, so you can beat the FUD and decide on real security solutions that solve real problems.

> > GIC

## **OPEN-SOURCE. FOR REAL.**

We started NewAE Technology Inc. to help engineers and developers build more secure products. This is only possible by fundamentally changing how you think about "advanced" attacks. So check out the free tutorials and documentation at **ChipWhisperer.com** flip to the back few pages for a quick introduction to how this all works

### **CHIPWHISPERER®-LITE (CW1173)** Embedded security research and training for all.

minum

(•][•][•][•][•

10-bit ADC

11111111111111111111

Micro-USB (Power+Comms)

Break-a connec

......

000

T for Ir Glitching STM32F303 or XMEGA® Tai

•

0

0

.

#### THE CHIPWHISPERER-LITE

+55 dB Low Noise Amplifier

> *NewAE Technology Inc.'s* fully open-source solution to bring side-channel power analysis and glitching attacks to every enegineer and student. Completely open-source design (hardware, software, firmware), as a result of a successful Kickstarter in Spring 2015.

> The ChipWhisperer-Lite integrates hardware for performing power analysis measurement, device programming, glitching, serial communications, and an example target that can be loaded with cryptographic algorithms all into a single board. Now available in a 32-bit edition (with STM32F303 target) or XMEGA target to perform analysis on a wide variety of cryptographic libraries and security solutions.


DEVICE UNDER TEST

get

## **SPECIFICATIONS & ORDERING**

Feature	Notes/Range				
ADC Specifications	10-bit ADC, 105 MS/s maximum sample rate.				
ADC Sample Clock Source	Internal generator, external input (direct or with 4x multiplier or phase adjuster).				
Analog Input	AC-Coupled, up to +55dB adjustable gain.				
GPIO Types	Serial, clock, logic line (i.e., for reset pin).				
GPIO Voltage	3.3V.				
Clock Generation Range	5-200 MHz.				
Clock Output Type	Regular, with glitch inserted, only output glitch.				
Glitch Width (min)	~1nS (depends on cabling used for routing glitch output).				
Glitch Offset	Adjustable in < 200pS increments.				
Voltage glitch type	High-power and low-power crowbar circuitry.				
Crowbar pulse current	20A.				
USB Interface	Custom open-source USB firmware, up to 25 MB/s speed.				
Sample Buffer Size	24 573.				
Target Device	Atmel XMEGA128D4 (on classic device).				
Programming Protocols	Atmel ISP (for AVR), Atmel PDI (for XMEGA), STM32Fx Bootloader				
	ESingle-board solution, XMEGA Target.				

NAE-CWLITE-CAPTURE ....... Capture board only, requires external target (such as UFO Board).



### 2-PART VERSION OR REGULAR?

The single-board version (NAE-CWLITE-04) is perfect when you don't expect to connect to external targets, or want the most compact solution.

The -CAPTURE version gives you the flexibility to connect up additional targets, and is included in our Level 1 & Level 2 starter kits.

It's always possible to "break" the single-board version into the 2-Part version if you change your mind.

## **STARTER KITS** expand your horizon

#### SIDE-CHANNEL ANALYSIS

105 MS/s 10-bit ADC with +55 dB Low Noise Amplifier allows the measurement of small, high-frequency signals characteristic of power analysis measurements.

Advanced clock routing fabric allows generation of arbitrary frequencies, or use of external clocks for sampling.

la da da

#### **GLITCHING ATTACKS**


FPGA-based glitch generator XORs two phase-shifted clocks together to generate an arbitrary number of glitches, perfectly synchronized to device clock.

Glitches can be inserted into the clock, used to trigger built-in crowbar, or routed to external glitch circuitry.

All products subject to extensive QA checks by our QA manager Luna. Introducing the assistant to the QA manager to help with the expanding product lines, Bergen

eUnorog.





.....

### CHIPWHISPERER®-NANO (CW1101)

#### THE CHIP WHISPERER - NANO

Represents NewAE Technology Inc most agressive pursuit of its mission to bring side-channel power analysis to everyone. Build out a training program to teach your customers about side-channel power analysis and how your solutions help. Ask about our ability to offer customized solutions or a module-based design so you can ChipWhisper enable your development board.

The ChipWhisperer-Nano integrates hardware for performing power analysis measurement, device programming, serial communications, and an example target that can be loaded with cryptographic algorithms all into a single board.

01010)

## **CW1200 CHIPWHISPERER-PRO**

#### STREAM MODE FOR LONGER CAPTURES

If you are running less than 10MS/s, you can stream data back over USB. Combine that with the new hardware downsampling mode so you can keep the ADC perfectly synchronized with your faster target device. It simplifies exploration of asymmetric and other very long algorithms.

The ChipWhisperer-Pro has been designed to remain compatible with existing Chip-Whisperer-Lite interfaces, but adds new features, thanks to a larger internet FPGA.

It also comes with handy accessories, such as a 500 kHz high-pass and a 20 Mhz low-pass filter. It is available in a convenient starter pack with a waterproof case (maybe you want to take this on your next hiking trip?).

Value

unknow 96 MHz 98119

10w 45

22.5dB

rising edge

Target Settings Aux S

-0.3

0.4

0.9

1250



Sample (MPts.)

14

#### SAD TRIGGER MATCH

etting


Total Sa

ck Setu Refresh Status

ple Fa Stream Mode

er Setup

Easily take a portion of your capture to waveform and use that to trigger both capture and glitch systems. Perfect for synchronizing in hardware.





INIT

LDO

**5**0

## **SPECIFICATIONS & ORDERING**

Feature	Notes/Range				
ADC Specifications	10-bit ADC, 105 MS/s maximum sample rate.				
ADC Sample Clock Source	Internal generator, external input (direct or with 4x multiplier or phase adjuster).				
Analog Input	AC-Coupled, up to +55dB adjustable gain.				
Trigger Sources (Glitch & ADC)	Edge, Level, SPI data, UART data, analog pattern (SAD Trigger).				
SAD Trigger	128-point pattern, real-time matching (approx. 4-cycle delay*).				
AUX Functions	Trigger In, Trigger Out.				
GPIO Types	Serial, clock, logic line (i.e., for reset pin).				
GPIO Voltage	3.3V.				
Clock Generation Range	5-200 MHz.				
Clock Output Type	Regular, with glitch inserted, only output glitch.				
Glitch Width (min)	~1nS (depends on cabling used for routing glitch output).				
Glitch Offset	Adjustable in < 200pS increments.				
Voltage glitch type	High-power and low-power crowbar circuitry.				
Crowbar pulse current	20A.				
USB Interface	Custom open-source USB firmware, up to 25 MB/s speed.				
Streaming Speed	Unlimited buffer size (limited by computer) up to 10 MS/s.				
Sample Buffer Size	98119.				
Programming Protocols	Atmel ISP (for AVR), Atmel PDI (for XMEGA), STM32Fx Bootloader				


\* SAD match processing takes 4 ADC cycles after 128-sample match comparison. ADC and capture circuitry has approximately 8 ADC cycle delay between analog front-end and data available internally.

C

GNN

포포포오윈 Target-De

liektronix MDO3014 Mixed Domain (ps. illust




### CW305 ARTIX® FPGA TARGET

#### SCA, GLITCH ATTACKS, PUF DESIGN


The CW305 has been designed from the groundup to give you the best platform for embedded security research on FPGAs. A custom USB interface chip means you can trivially send and receive data to your FPGA design, while also performing FPGA configuration and adjusting external PLL operating frequencies all from the same interface. ESD Protection on all I/O lines allows you to perform glitch insertion safely, and an optional BGA socket is perfect for comparing effects across many physical devices.

Starting at \$800 USD


3




### **CW305: THE FPGA PLAYGROUND** LOADED WITH FEATURES FOR ALL YOUR FPGA EXPERIMENTS.



#### TOOLCHAIN USAGE



Easily generate clocks with a wide variety of glitches using the ChipWhisperer's FPGA-based glitch generator logic.



Crowbar glitching generates precisely timed glitches that exploit the power distribution network (PDN) to cause a wide array of effects in the target device.

> Easily and reliably measure power signatures using the ChipWhisperer capture's synchronous sampling architecture



### CW305 + CHIPWHISPERER CAPTURE

#### SIDE-CHANNEL ANALYSIS

SMA connector provides low-noise measurement output to the ChipWhisperer.

A header for use of optional differential probe (requires probe + probe power supply).

#### **GLITCHING ATTACKS**

ChipWhisperer-Capture can generate glitchy clocks to feed into CW305.

SMA connectors allow insertion of voltage glitches using crowbar.

Specifications & Ordering

Feature	Notes/Range				
FPGA Supported	Artix-7 in FTG256 Package.				
FPGA Configuration support	USB (built in), JTAG (requires external tool), SPI Flash memory.				
Power Supplies	0.8-1.2V (VCC-INT), 4A, Programmable. 1.8V (VCC-AUX), 1.5A, Fixed. 3.3V (VCC-IO), 2A, Fixed.				
USB Interface	Custom high-speed USB 2.0 firmware running on ARM microcon- troller.				
USB Functions	FPGA configuration, VCC-INT setting, PLL configuration, writing onto data-bus for FPGA.				
USB Example Languages	Python (Linux, Windows, Mac OS-X).				
USB Supported Language	Any that can access libusb DLL (C, C++, VB, etc).				
Supported Toolchains	Xilinx Vivado (All FPGAs), Xilinx ISE (XC7A100T only).				
PLL Channels	3 separate frequencies.				
PLL Output Range	1-200 MHz.				
I/O on Expansion Header	27 GPIO (including 2x differential & 3 clock inputs on FPGA).				
I/O on 20-pin Header	11 GPIO (including 1 clock input on FPGA).				
I/O on SMA Connectors	2 GPIO (including 1 clock inputs on FPGA).				

As the CW305 contains many options, you can build a part number to specify different options, such as mounting the BGA socket (shown at right).

Revision (04)

NAE-CW305-04-7A35-0.25-X

Shunt value (ohms) - see https://store.newae.com

CODE	FPGA	NOTES
7A35	XC7A35T- 2FTG256	Suitable for most symmetric cryptographic implementations (i.e., pipelined AES will fit). Must use Vivado toolchain (ISE only supports the XC7A100T).
7A100	XC7A100T- 2FTG256	Large FPGA with 3x logic resources of 7A35. Suitable for very large crypto implementations. Can use either ISE or Vivado.
SOCKET	BGA socket with heatsink.	No FPGA provided in socket, sup- ports any Artix-7 in FTG256 package. Perfect for comparison between de- vices, such as for PUFs or template attacks.

N		
CODE	PDN	NOTES
X	No VCC-INT Capacitors	The decoupling capacitors on the VCC-INT network are NOT present. This option is required if performing side-channel power analysis using the cur- rent shunt.
Μ	VCC-INT Capacitors	The decoupling capacitors on the VCC-INT network are present. Generally if using the board primarily for PUF analysis or fault injection, this option is suitable.

## DIFFERENTIAL PROBE

#### LOW COST DIFFERENTIAL PROBE

- Usable over 20 kHz 200 MHz.
- Can be used down to DC with jumper change.
- 10x gain.
- Adjustable DC-offset null.
- LED feedback for null voltage setting.
- Based on AD8129 Differential
- Amplifier.
- Usable on both VCC and GND shunts.
- Can operate on VCC shunt with single-ended power supply, requires dual-ended supply for GND shunts.

## PLANAR H-FIELD PROBE + LNA

#### PCB-BASED H-FIELD PROBE

- Requires 3.3V Power.
- Mounts onto H-Field probe to minimize potential for noise coupling.

#### +20DB LOW NOISE AMPLIFIER

- 15 mm loop diameter.
- 6x mounting holes.
- Standard SMA connector for integration with existing equipment.
- Can be used for measurement or EM insertion.

#### ORDERING IN

..... Set with H-Fie

NAE-HPROBE-15 ..... Pl NAE-LNA-02 ..... Low N NAE-DIFFPROBE-02 ..... Di


±9V DC-DC (Isolated)

5V DC-DC

(Isolated)

**USB** Port

NAE-PBSET-PSU-03.




### SIMPLE PROBE-SET

- Micro-USB for 5V power input.
- Input power isolated to avoid ground loops with power source and target.
- Power-good LEDs provide indication of working power supply unit (PSU).
- Power Supply provides ±7.8V for differential probe and +3.3V for Low Noise Amplifier.

### MAGNETIC FIELD PROBING

- Changing current draw through target device causes a changing magnetic field.
- H-Probe picks up magnetic field, and creates voltage proportional to field.
- ChipWhisperer digitizes this waveform, and recovers the side-channel information required for a successful attack.

# UFO TARGET BOARD(CW308)



### TARGET CONNECTIONS


Provides power, clock, and filtering for DPA attacks.

Supports multiple chip families, and easy to extend for new chips.


Prototype-board allows use of new chips without spinning PCB. Use stand-alone with your own oscilloscope.

Use standard 20-pin connector for integration with our various capture solutions.

## SIMPLIFIED TARGETS




1



#### 195101

# WITH CHIPWHISPERER-LINT

Validate your IP (libraries or hardware core) ainst power analysis leakage. Find problems before your customer does.



Source code is crypto library under test (for SW), but can be IP core for FPGA tests.

Various binaries generated – library is compiled for supported platforms and with various options a user might enable.

Binaries loaded onto test platform (for example, based on UFO board), but can also use existing development kits that have been instrumented to take power measurements.

Capture can be done with regular oscilloscope. Here ChipWhisperer hardware (open-source versions available) shown, which simplifies setup considerably.

Captured power traces analyzed by ChipWhisperer-Lint. Can run a local server or use more powerful cloud style server.




## **PHYWHISPERER-USB**


### **OPEN SOURCE USB TRIGGERING & SNIFFING**

Sniff and trigger on USB data packets. Connects to ChipWhisperer and ChipSHOUTER tools to allow injecting faults or trigger SCA based on USB traffic. Fully open-source design allows you to modify the FPGA core to PhyWhisperer<sup>™</sup> USB add your own logic, or to build more advanced functionality.

- USB 2.0 LS/FS/HS support.
- Trigger on USB data sequence.
- Sniff USB traffic, including detecting errors.
- Toggle target power from API or front panel button.
- Logic-level trigger output, connect to ChipSHOUTER or other lab gear.
- USB clock can be routed to ChipWhisperer for synchronous sampling.
- In-line shunt resistor for simple power analysis.
- Open-source design, including Spartan 7 FPGA.

## GITHUB.COM/NEWAETECH/PHYWHISPERERUSB





GND

arget PWR

Status FITO

Capturing







ChipSHOUTER<sup>\*</sup>CW520

PULSE

## **CHIPSHOUTER**®

Electromagnetic Fault Injection

See https://www.github.com/newaetech/ChipSHOUTER for full user manual, API documentation, and more!

> Our first electromagnetic fault injection tool uses low-ESR capacitors to dump up to 500V through various E.M. probes. Digital control of charge voltage, and fast response times provides you with the E.M. fault inection tool that simplifies your fault investigations. Multiple calibration targets, and upcoming XY table provide a complete solution for your needs.

#### KIT CONTENTS:

- ChipSHOUTER CW520 Box
- Ballistic Gel EMFI Target (CW521)
- Simple EMFI Target (CW322)
- Oscilloscope adapters (x2)
- EMFI Injection Tips (x4)
- SMB Cable


10.00


- SMB to BNC Cable (for trigger input)
- SMB to SMA Cable (for trigger input)
- Isolated USB Interface
- 19V/3.4A Power Adapter
- USB and Data Cables

Feature	Notes/Range					
Trigger Modes	<ul><li>(1) Basic</li><li>(2) Programmable waveform</li><li>(3) External hardware trigger</li></ul>					
Hardware Trigger	rdware Trigger SMB Conenctor, $1.8K\Omega$ or $50\Omega$ , active high or low					
Waveform monitor output	BNC connector for use with $1M\Omega \parallel 10-25pF$ oscilloscope input, 20:1 attenuation on voltage monitor					
Voltage range (set)	150V to 500V					
Change voltage rate	30-40 V/ms					
Trigger (Basic) Pulse Length	(Basic) Pulse Length 80-960nS, in 80nS steps					
Trigger (Programmable) Steps	20.83 nS time step, 1-5000 time steps in each pulse					
Hardware Input delay	75nS (typ)					
Hardware Input jitter	150 pS std-dev (typ)					
1mm injection tip pulse width	15 - 80nS (typ)					
4mm injection tip pulse width	24 - 480nS (type)					
Injected pulse width jutter	350 pS std-dev (typ)					
Pulse spacing, 4mm tip, 500V charge voltage	2 pulses: 100nS (typ) 3 pulses: 175nS (typ)					
Interface protocols	<ul><li>(1) Interactive serial command prompt</li><li>(2) Binary serial protocol with Python 3 API</li></ul>					

193

The following shows typical results of the minimum injection pulse width for various voltages with the two provided tip geometries. The tip characteristics limit the pulse width the ChipSHOUTER can achieve:





**C R** 

## CHIPSHOUTER® TARGETS

#### CW521 BALLISTIC GEL

What is the difference between a 4 mm probe and a 1 mm probe? What if you are using your own custom probe geometries? How much resolution can we achieve on positioning? Ballistic Gel helps answer those questions - it provides a stand-alone large SRAM chip, onto which a data pattern is loaded. Inject a fault, and then compare how the pattern is corrupted.

#### **PROBE MONITORS**


We don't want you driving blind. So our oscilloscope monitor ports provide an output that works directly with your regular oscilloscope, and lets you monitor the injected waveform.

#### CHIPWHISPERER + CHIPSHOUTER

Use the ChipWhisperer to trigger fault injection, allowing you to combine power analysis + fault injection. Or use features like the analog pattern matching in the ChipWhisperer-Pro to trigger a fault based on certain patterns.




Simple EMFI Target provides quick visual feedback on device operation and fault injection.





The ChipWhisperer project is an open-source toolchain for embedded security research. All of the targets and capture hardware in this catalog are supported by a Python-based capture application. The open-source nature means you can modify for your specific needs – whether you are developing your own algorithms or want to perform validation on a proprietary targets, ChipWhisperer has you covered.



#### OPEN SOURCE HARDWARE

EN-SOURCE PROJE

ABOUT THE CHIPWHISPERER HARDWARE & SOFTWARE

ChipWhisperer-Lite has *full* design files available (Schematics, PCB, FPGA, Firmware, BOM) with permissive licensing. *Most* products have schematics, FPGA designs, and firmware available to be modified for user-specific applications. 10101

#### **OPEN SOURCE SOFTWARE**

Capture and analyzer application is fully open source. Captured traces can be written to a variety of formats, including NumPy and MATLAB for use with existing codes. Proprietary modules can be inserted into opensource firmware.




**FULLY OPEN-SOURCE** 

Name 🔻	Date 🔻
in betas	2013-11-13
doc 🖿	2016-02-16
hardware	2016-02-29
ather 🖿	2014-04-23
in software	2016-03-08
🗅 gitignore	2016-02-20
gitignore orig	2015-02-07
C) .gtmodules	2016-02-17
UCENSE.bd	2014-10-25
C) openado	2016-02-10

**PUBLIC GIT REPO** 




**PYTHON SOURCE** 



Power analysis takes advantage of physical leakages on the device. We can see that different data causes small changes in power consumption. Using a "guess and check" algorithm (step ④), we can look for the best match between the physical power measurment that occurred with known (public) data, and unknown secret key. We use a metric (such as correlation) to provide us with a way to rank how closely our model (⑤) matched the physical measurements.


#### SURELY AES-128 IS SECURE ...

AES (including AES-128, AES-192, and AES-256) is fundamentally designed to process data in a byte-wise order, and performs this "key XOR input" operation we just discussed. This applies to all unprotected implementations - be it 32-bit with T-Table, hardware processing 128-bits on one clock cycle, and everything in-between.




#### **CORRELATION RELATION**

After monitoring only fifty encryption operations on a STM32F3 running at 7.37 MHz, here is a plot of every wrong key-guess (in green) along with the correct key-guess (in red). Note there is a strong correlation only with the **correct key guess** and this correlation peak happens only at a **specific moment in time**. This attack does not require us to have precise timing on the cryptographic operation location, since the attack itself discovers this.




## SYNCHRONOUS ARCHITECTURE

Our synchronous architecture means the power measurements, glitch locations, and triggers are always cycle-accurate with the reality of the hardware you are running on. It's what makes NewAE Technology Inc.'s products different from standard test gear.



### **MEASURING EMISSIONS** MEASURING THE POWER INFORMATION CAN HAPPEN IN A FEW POSSIBLE WAYS:



Custom target boards can be built with shunt resistors built in for low-noise measurements.



Shunt inserted into power supply. Addition I/O lines such as clock and serial tapped off.



A changing current generates a changing magnetic field. We can pick this up using H-Field probes, avoiding the requirement to modify the target board.

# CLOCK GLITCHING RUNNING OUT OF SPEC FOR FUN & PROFIT

#### C Code

CCode		Regular code execution uses a <b>constant clock</b> to
<pre>int checkpassword(char * inp) {     char knownpasswd[] = "touch";</pre>	ASM Code	step through a single instruction at a time.
int passok = 1;		Glitches in the clock mean the microcontroller
//Check Password, avoid Timing Attacks	cpse r25, r24 ldi r20, 0x00	begins executing an instruction, but before this is finished another clock edge arrives, and the next
<pre>//By always checking all characters! for(cnt = 0; cnt &lt; 5; cnt++){</pre>	subi r18, 0xFF cpi r18, 0x05	instruction is executed. We've effectively skipped an instruction.
<pre>if (inp[cnt] != passwd[cnt]) {</pre>	brne	If this instruction is part of a <b>password check</b> or
<pre>passok = 0; }</pre>		other authentication, we can skip authentication completely!
}		completely:
return passok;		
	Constant Clock	Glitched Clock

11

#### **FUSE BYTES**

Fuse bytes protect your critical code. But often they are just stored in flash memory and checked by boot ROM - glitching this check could unlock even a "disabled" chip!

21	Flash Value	JTAG/SWD	Serial Bootloader
ISP.	0x4E697370	Enabled	Disabled
L	0x12345678	Disabled	Subset of commands (read disabled)
2	0x87654321	Disabled	Subset of commands (read disabled)
3	0x43218765	Disabled	Disabled. Claimed impossible to recover
alid	Any other value	Enabled	Enabled

*This example chip is especially vulnerable to glitching - causing any* invalid value to be loaded will completely disable code protection.

#### SIGNATURE CHECK

You can use the most secure signature verification in the world, but at some point you have to make a decision about the validity. This decision point will be a tempting target for fault injection attacks!

```
sig_ok = validate_firmware(fw_ptr);
if (sig_ok){
  //Signature OK
  erase_flash();
  program_app();
  jump_to_app();
}
```

### USB READ REQUEST

A common feature of USB stacks is to send back the minimum of the requested size OR data structure size. But what happens when we glitch this code:

WW176	100000000000000000000000000000000000000			vv		. 14	Contractor contractor		ww.	ww	**	ww	**	**	ww	**	ww	~~	**	ww	ww	**	YY.	202
503163	0.00.024.016.416	146 B	17	00	5	¢	Control Transfer	92 0	00	00	00	00	01	05	00	01	00	88	00	00	00	07	00	00
593184	0.00.026.539.416	146 B	17	00	2	C	Control Transfer	92 1	00	60	00	60	01	05	00	01	00	88	00	00	00	07	00	00
593205	0.00.051.639.416	146 B	17	00			Control Transfer	92 1	00	00	00	00	01	05	00	01	00	88	00	00	00	07	00	00
593206	0:00:000:000:000	88	17	00		b	SETUP bin	C1 :	21	00	00	05	00	22	18									
593210	0:00.000.025.000	64.8	17	00		0	🥥 IN bin	92	00	00	00	00	01	05	00	01	00	88	00	00	00	07	00	00
593214	0.00.000.070.583	64 B	17	00		D	🥥 IN bin	00	00	78	00	30	00	32	00	36	00	33	00	62	00	35	00	31
593218	0.00.000.070.166	18 B	17	00		ð.	IN bin	39 1	00	64	00	38	00	65	00	66	00	35	00	70	00	00	00	00
593222	0.00.000.027.083	08	17	00		0	OUT tin																	
593226	0.00.026.000.500	6911 B	17	00		d	Control Transfer	09 1	02	20	00	01	01	00	80	32	09	04	00	00	02	**	00	00
593227	0:00:000:000:000	88	17	00		p.	G SETUP tin	C1 :	21	00	00	05	00	22	1A									
593231	0.00.000.025.000	64 B	17	00		D.	IN bin	09 1	02	20	00	01	01	00	80	32	09	04	00	00	02	77	00	20
593235	0.00.000.078.416	64 B	17	00		Þ	IN bm	00 0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
593239	0.00.000.070.250	64 B	17	00		p.	IN bin	00 1	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
593243	0.00.000.073.916	64 B	17	00		Þ	🥥 iN bin	00 1	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
593247	0.00.000.070.166	64 B	17	00		P	🥥 IN bin	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
03361	0.00.000.064.016	84.0		00		1	di thi ban	20.1				-		-			10	-	-	-	2.2		10	


## FAULT INJECTION METHODS

Violating the setup & hold times of flip-flops (registers) is one example of a fault injection method. This can cause metastability in the internal flip-flops - the figure on the right shows an example of a metastable propogation (A) compared to a normal propagation through the flip-flop (B). This results in incorrect data being moved through a databus.

The ChipWhisperer-Lite and -Pro include a number of timing circuits to generate very precise glitchy clocks, to trigger these types of events.

We can also trigger similar effects through voltage glitching.

### **VOLTAGE FAULT INJECTION**




A crowbar (built into ChipWhisperer) is a low-cost and effective method of generating faults using voltage fault injection. It can be used with external targets easily as well.

### ELECTROMAGNETIC FAULT INJECTION (EMFI)




Our end goal is to induce voltages inside a target device. We can use a coil (like the one above) to generate a short powerful EM pulse by sending a short high-voltage pulse through the coil. The higher voltage helps us generate a sufficiently high di/dt even with a reasonable coil inductance.



We can position this coil over a target chip. It requires very precise positioning, necessitating some sort of jig or XY table. But it also means we gain another dimension of control of our glitch - not just time and power, but also XY location. This glitch can cause all the effects detailed on the fault injection background panel.



We can even insert EM glitches through a device enclosure when chips are near the surface of the device! Above an EMFI works against a bitcoin wallet.



## CHIPWHISPERER TRAINING

**OCT 5-8TH & 12-15TH - LIVE ONLINE BY HANDSONTRAINING** Advanced Hardware Hacking with the ChipWhisperer: Hands-On Side Channel Analysis, Fault Injection and Their Countermeasures (4 days)

See www.handson-training.com/page/Advanced-Hardware-Hackingwith-the-ChipWhisperer

#### NEWAE ONLINE TRAINING - CHIPWHISPERER.IO

Learn the ultimate combination of theory, hands-on labs, and applicationspecific examples to give you an invigorating embedded security training through our online courses.

See http://learn.chipwhisperer.io

### FIND MORE DETAILS AT NEWAE.COM/TRAINING

. . . . . . . . . . . . . . . . . .

NewAE Technology Inc. 1083 Queen St., Suite 196 Halifax, N.S. B3H 2R8 Canada sales@newae.com www.newae.com ph: +1 902 999 8869

Visit NewAE.com for more information!

All content is Copyright NewAE Technology Inc., 2020. ChipWhisperer is a trademark of NewAE Technology Inc., registered in the United States of America, European Union, and China. ChipSHOUTER is a trademark of NewAE Technology Inc., registered in the United States of America and the European Union.

NewAE Technology makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. NewAE Technology does not make any commitment to update the information contained herein. NewAE Technology products are not suitable for, and shall not be used in, automotive applications. NewAE Technology products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. NewAE Technology products are designed solely for teaching purposes.

All other product names and trademarks are the property of their respective owners, which are in no way associated or affiliated with NewAE Technology Inc. Use of these names does not imply any co-operation or endorsement.

AVR and XMEGA are registered trademarks or trademarks of Atmel Corporation or its subsidiaries, in the US and/or other countries. Artix and Spartan are registered trademarks or trademarks of Xilinx, Inc. or its subsidiaries, in the US and/or other countries. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.